

## CLAIMS

What is claimed is:

- Sub  
A2
- 1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13
1. A processor comprising:  
a replay queue to receive a plurality of instructions;  
an execution unit to execute the plurality of instructions;  
a scheduler coupled between the replay queue and the execution unit to speculatively schedule instructions for execution, to increment a counter for each of the plurality of instructions to reflect the number of times each of the plurality of instructions has been executed, and to dispatch each instruction of the plurality of instructions to the execution unit either when the counter does not exceed a maximum number of replays or, if the counter for the instruction exceeds the maximum number of replays, when the instruction is safe to execute; and  
a checker coupled to the execution unit to determine whether each instruction has executed successfully, and coupled to the replay queue to communicate to the replay queue each instruction that has not executed successfully.
- 1  
2  
3
2. The processor of claim 1 further comprising:  
an allocator/renamer coupled to the replay queue to allocate and rename those of a plurality of resources needed by the instruction.
- 1  
2  
3
3. The processor of claim 2 further comprising:  
a front end coupled to the allocator/renamer to provide the plurality of instructions to the allocator/renamer.
- 1  
2  
3  
4  
5
4. The processor of claim 2 further comprising:  
a retire unit to retire the plurality of instructions, coupled to the checker to receive those of the plurality of instructions that have executed successfully, and coupled to the allocator/renamer to communicate a de-allocate signal to the allocator/renamer.
- 1  
2  
3
5. The processor of claim 4 wherein the retire unit is further coupled to the replay queue to communicate a retire signal when one of the plurality of instructions is retired.

6. The processor of claim 1 further comprising:  
at least one cache system on a die of the processor;  
a plurality of external memory devices; and  
a memory request controller coupled to the execution unit to obtain data from the at least one cache system and the plurality of external memory devices.

7. The processor of claim 6 wherein the at least one cache system comprises a first level cache system and a second level cache system.

8. The processor of claim 6 wherein the external memory devices comprise at least one of a third level cache system, a main memory, and a disk memory.

9. The processor of claim 1 further comprising:  
a staging queue coupled between the checker and the scheduler.

10. The processor of claim 1 wherein the scheduler comprises a plurality of counters to maintain each of the plurality of counters for each of the plurality of instructions.

11. The processor of claim 1 wherein the counter is one of a plurality of counters such that each counter of the plurality of counters is paired with one of the plurality of instructions.

12. The processor of claim 1 wherein the checker comprises a scoreboard to maintain a status of a plurality of resources.

13. A processor comprising:  
a replay queue to receive a plurality of instructions;  
at least two execution units to execute the plurality of instructions;  
at least two schedulers coupled between the replay queue and the execution units to schedule instructions for execution, to increment a counter for each of the plurality of instructions to reflect the number of times each of the plurality of instructions has been executed, and to communicate each instruction of the plurality of instructions to the execution units when the counter does not exceed a maximum number or, if the counter for the instruction exceeds the maximum number of replays, when a data required by the instruction is available; and

A2

09705666, 110200

11 a checker coupled to the execution units to determine whether each  
12 instruction has executed successfully, and coupled to the replay queue to communicate each  
13 instruction that has not executed successfully.

1 14. The processor of claim 13 further comprising:  
2 a plurality of memory devices coupled to the execution units such that the  
3 checker determines whether the instruction has executed successfully based on a plurality of  
4 information provided by the memory devices.

1 15. The processor of claim 13 further comprising:  
2 an allocator/renamer coupled to the replay queue to allocate and rename  
3 those of a plurality of resources needed by the plurality of instructions.

1 16. The processor of claim 15 further comprising:  
2 a front end coupled to the allocator/renamer to provide the plurality of  
3 instructions to the allocator/renamer.

1 17. The processor of claim 15 further comprising:  
2 a retire unit to retire the plurality of instructions, coupled to the checker to  
3 receive those of the plurality of instructions that have executed successfully, and  
4 coupled to the allocator/renamer to communicate a de-allocate signal to the  
5 allocator/renamer.

1 18. The processor of claim 17 wherein the retire unit is further coupled to the  
2 replay queue to communicate a retire signal when one of the plurality of instructions is  
3 retired.

1 19. A method comprising:  
2 receiving an instruction of a plurality of instructions;  
3 placing the instruction in a queue with other instructions of the plurality of  
4 instructions;  
5 speculatively re-ordering those of the plurality of instructions in a scheduler  
6 based on data dependencies and instruction latencies;  
7 dispatching one of the plurality of instructions to an execution unit to be  
8 executed either when a counter for the instruction does not exceed a maximum  
9 number of replays or if the counter for the instruction exceeds the maximum  
10 number of replays, when a required data for the instruction is available;  
11 executing the instruction;

